




**IRF630
IRF630FP**

N-channel 200V - 0.35Ω - 9A TO-220/TO-220FP
Mesh overlay II Power MOSFET

General features

Type	V _{DSS}	R _{DS(on)}	I _D
IRF630	200V	<0.40Ω	9A
IRF630FP	200V	<0.40Ω	9A

- Extremel high dv/dt capabilit
- Ver low intrinsic capacitances
- Gate charge minimi ed



TO-220

TO-220FP

Description

This power MOSFET is designed using the company's consolidated strip layout-based MESH OVERLAY process. This technology matches and improves the performances compared with standard parts from various sources.

Internal schematic diagram

Applications

- Switching application

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
2.1	Electrical characteristics (curves)	6
3	Test circuit	9
4	Package mechanical data	10
5	Revision history	13

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		TO-220	TO-220FP	
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	200		V
V_{DGR}	Drain-gate voltage ($R_{GS} = 20 \text{ k}\Omega$)	200		V
V_{GS}	Gate-source voltage	. 20		V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	9	$9^{(1)}$	A
I_D	Drain current (continuous) at $T_C=100^\circ\text{C}$	5.7	$5.7^{(1)}$	A
$I_{DM}^{(2)}$	Drain current (pulsed)	36	$36^{(1)}$	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	75	30	W
	Derating factor	0.6	0.24	W/ $^\circ\text{C}$
$dv/dt^{(3)}$	Peak diode recover voltage slope	5		V/ns
V_{ISO}	Insulation withstand voltage (DC)	--	2000	V
T_J	Operating junction temperature	-65 to 150		$^\circ\text{C}$
T_{stg}	Storage temperature	150		$^\circ\text{C}$

1. Limited only by maximum temperature allowed
2. Pulse width limited by safe operating area
3. ISD < 9A, di/dt < 300A/ μs , VDD $\leq V(\text{BR})\text{DSS}$, $T_j \leq T_{JMAX}$

Table 2. Thermal data

Symbol	Parameter	Value		Unit
		TO-220	TO-220FP	
$R_{thj-case}$	Thermal resistance junction-case Max	1.67	4.17	$^\circ\text{C}/\text{W}$
R_{thj-a}	Thermal resistance junction-ambient Max	62.5		$^\circ\text{C}/\text{W}$
$R_{thc-sink}$	Thermal resistance case-sink t p	0.5		$^\circ\text{C}/\text{W}$
T_I	Maximum lead temperature for soldering purpose	300		$^\circ\text{C}$

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j Max)	9	A
E_{AS}	Single pulse avalanche energy (starting $T_j=25^\circ\text{C}$, $I_d=I_{ar}$, $V_{dd}=50\text{V}$)	160	mJ

2 Electrical characteristics

($T_{CASE}=25^\circ\text{C}$ unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250 \text{ A}$, $V_{GS} = 0$	200			V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max rating}$, $V_{DS} = \text{Max rating @ } 125^\circ\text{C}$			1 50	A A
I_{GSS}	Gate body leakage current ($V_{DS} = 0$)	$V_{GS} = .20\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \text{ A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10\text{V}$, $I_D = 4.5\text{A}$		0.35	0.40	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$g_{fs}^{(1)}$	Forward transconductance	$V_{DS} > I_{D(\text{on})} \times R_{DS(\text{on})\text{max}}$, $I_D = 4.5\text{A}$	3	4		s
C_{iss} C_{oss} C_{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25\text{V}$, $f = 1 \text{ MHz}$, $V_{GS} = 0$		540 90 35	700 120 50	pF pF pF
$t_{d(on)}$ t_r	Turn-on Delay Time Rise Time	$V_{DD} = 100\text{V}$, $I_D = 4.5\text{A}$, $R_G = 4.7\Omega$, $V_{GS} = 10\text{V}$ (see Figure 14)		10 15	14 20	ns ns
Q_g Q_{gs} Q_{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 160\text{V}$, $I_D = 9\text{A}$ $V_{GS} = 10\text{V}$		31 7.5 9	45	nC nC nC

1. Pulsed: pulse duration=300 s, duty cycle 1.5%

Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min	Typ.	Max	Unit
I_{SD}	Source-drain current				9	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				36	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=9A, V_{GS}=0$			1.5	V
t_{rr} Q_{rr} I_{RRM}	Reverse recover time Reverse recover charge Reverse recover current	$I_{SD}=9A,$ $di/dt = 100A/\mu s,$ $V_{DD}=50V, T_j=150^\circ C$ (see Figure 16)		170 0.95 11		ns C A

1. Pulse width limited by safe operating area
 2. Pulsed: pulse duration=300 μs, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area for TO-220




Figure 2. Thermal impedance for TO-220




Figure 3. Safe operating area for TO-220/FP



Figure 4. Thermal impedance for TO-220/FP



Figure 5. Output characteristics




Figure 6. Transfer characteristics




Figure 7. Transconductance




Figure 8. Static drain-source on resistance




Normalized gate threshold voltage
vs temperatureFigure 12. Normalized on resistance vs
temperature

Figure 13. Source-drain diode forward characteristics



3 Test circuit

Figure 14. Switching times test circuit for resistive load




Figure 16. Test circuit for inductive load switching and diode recovery times





Figure 18. Unclamped inductive waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect . The categor of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com


TO-220 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
c	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
E	10		10.40	0.393		0.409
e	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øP	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116



3

F2



DIM.mn

5 Revision history

Table 7. Revision history

Date	Revision	Changes
09-Sep-2004	8	Complete version
03-Aug-2006	9	New template, no content change

Please Read Carefully:

Information in this document is provided solel in connection with ST products. STMicroelectronics NV and its subsidiaries (ST) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at an time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solel responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liabilit whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, b estoppel or otherwise, to an intellectual propert rights is granted under this document. If an part of this