


SOT-23-3L Plastic-Encapsulate MOSFETs**CJK3401AH** P-Channel Enhancement Mode Field Effect Transistor



V_{(BR)DSS}	R_{DS(on)}MAX	I_D
-30V	50 mΩ@-10V	-4.2A
	60 mΩ@-4.5V	
	85 mΩ@-2.5V	

**FEATURE**

- High dense cell design for extremely low R_{DS(ON)}
- Exceptional on-resistance and maximum DC current capability

APPLICATION

- Load Switch for Portable Devices
- DC/DC Converter

MARKING**Equivalent Circuit**

Solid dot = Green molding compound device,
if none, the normal device.

Maximum ratings (T_a=25°C unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	-30	V
Gate-Source Voltage	V _{GS}	±12	V
Continuous Drain Current	I _D	-4.2	A
Drain Current-Pulsed (not 1)	I _{DM}	-27	A
Power Dissipation	P _D	450	
Thermal Resistance from Junction to Ambient (t<5s)	R _{θJA}	313	°C
Junction Temperature	T _J	150	°C
Storage Temperature	T _{STG}	-55~+150	°C

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Off characteristics						
Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = -250\mu A$	-30			V
Zero gate voltage drain current	I_{DSS}	$V_{DS} = -24V, V_{GS} = 0V$			-1	μA
Gate-source leakage current	I_{GSS}	$V_{GS} = \pm 12V, V_{DS} = 0V$			± 100	nA
On characteristics						
Drain-source on-resistance (note 1)	$R_{DS(on)}$	$V_{GS} = -10V, I_D = -4A$			50	$m\Omega$
		$V_{GS} = -4.5V, I_D = -3.5A$		47	60	$m\Omega$
		V				

SOT-23-3L Package Outline Dimensions

SOT-23-3L Suggested Pad Layout

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout

SOT-23-3L Embossed Carrier Tape

SC